```
import time
from tinygrad import Tensor
import os
os.environ["DEBUG"] = "2"
from tinygrad.helpers import Profiling
from tinygrad.dtype import dtypes
import triton
from triton.testing import do_bench
from kernels_01 import torch_load, torch_mul, tiny_mul
from functools import partial
from kernels_01 import get_profile
from kernels_01.ex_00_vector_add_triton import add_kernel, get_local_url, torch_add

def add():
  print("\n\n\n
```



If we fuse the operations, only need to read/write once.

To see the effect of fusion, let's consider the GeLU activation function.
https://pytorch.org/docs/stable/generated/torch.nn.GELU.html

Let's consider two ways to compute GeLU:
1. `x * torch.sigmoid(1.702 * x)`
2. The default PyTorch implementation (fused):
`F.gelu(x, approximate='sigmoid')`

3. We can also write our own by hand (not fused):
`def manual_gelu(x): return x * torch.sigmoid(1.702 * x)`

Let's time each of these and look at the results in Nsight Compute.

```
manual_time = benchmark("manual_gelu", run_operation1(kernel_size=4096, operation=manual_gelu))
print_summary_line("manual_gelu", manual_time)
```

```
manual_gelu: 0.00ms | 0.00ms | 0.00ms | 0.00ms | 0.00ms | 0.00ms | 0.00ms | 0.00ms | 0.00ms | 0.00ms
```

```
                                                
```

```
add.f32         %1, %1, %1;                 // Reduce to 16 lanes
add.f32         %2, %2, %2;
add.f32         %3, %3, %3;
add.f32         %4, %4, %4;
add.f32         %5, %5, %5;
add.f32         %6, %6, %6;
add.f32         %7, %7, %7;
add.f32         %8, %8, %8;
add.f32         %9, %9, %9;
add.f32         %10, %10, %10;
add.f32         %11, %11, %11;
add.f32         %12, %12, %12;
add.f32         %13, %13, %13;
add.f32         %14, %14, %14;
add.f32         %15, %15, %15;
add.f32         %16, %16, %16;
shfl.sync.bfly.b32      %17|%18, %1, 16, 31, -1;    // Shuffle exchange
add.f32         %1, %1, %17;                // Add received values
shfl.sync.bfly.b32      %17|%18, %2, 16, 31, -1;
add.f32         %2, %2, %17;
shfl.sync.bfly.b32      %17|%18, %3, 16, 31, -1;
add.f32         %3, %3, %17;
shfl.sync.bfly.b32      %17|%18, %4, 16, 31, -1;
add.f32         %4, %4, %17;
shfl.sync.bfly.b32      %17|%18, %5, 16, 31, -1;
add.f32         %5, %5, %17;
shfl.sync.bfly.b32      %17|%18, %6, 16, 31, -1;
add.f32         %6, %6, %17;
shfl.sync.bfly.b32      %17|%18, %7, 16, 31, -1;
add.f32         %7, %7, %17;
shfl.sync.bfly.b32      %17|%18, %8, 16, 31, -1;
add.f32         %8, %8, %17;
shfl.sync.bfly.b32      %17|%18, %9, 16, 31, -1;
add.f32         %9, %9, %17;
shfl.sync.bfly.b32      %17|%18, %10, 16, 31, -1;
add.f32         %10, %10, %17;
shfl.sync.bfly.b32      %17|%18, %11, 16, 31, -1;
add.f32         %11, %11, %17;
shfl.sync.bfly.b32      %17|%18, %12, 16, 31, -1;
add.f32         %12, %12, %17;
shfl.sync.bfly.b32      %17|%18, %13, 16, 31, -1;
add.f32         %13, %13, %17;
shfl.sync.bfly.b32      %17|%18, %14, 16, 31, -1;
add.f32         %14, %14, %17;
shfl.sync.bfly.b32      %17|%18, %15, 16, 31, -1;
add.f32         %15, %15, %17;
shfl.sync.bfly.b32      %17|%18, %16, 16, 31, -1;
add.f32         %16, %16, %17;
shfl.sync.bfly.b32      %17|%18, %1, 8, 31, -1;     // Shuffle exchange
add.f32         %1, %1, %17;                // Add received values
shfl.sync.bfly.b32      %17|%18, %2, 8, 31, -1;
add.f32         %2, %2, %17;
shfl.sync.bfly.b32      %17|%18, %3, 8, 31, -1;
add.f32         %3, %3, %17;
shfl.sync.bfly.b32      %17|%18, %4, 8, 31, -1;
add.f32         %4, %4, %17;
shfl.sync.bfly.b32      %17|%18, %5, 8, 31, -1;
add.f32         %5, %5, %17;
shfl.sync.bfly.b32      %17|%18, %6, 8, 31, -1;
add.f32         %6, %6, %17;
shfl.sync.bfly.b32      %17|%18, %7, 8, 31, -1;
add.f32         %7, %7, %17;
shfl.sync.bfly.b32      %17|%18, %8, 8, 31, -1;
add.f32         %8, %8, %17;
shfl.sync.bfly.b32      %17|%18, %9, 8, 31, -1;
add.f32         %9, %9, %17;
shfl.sync.bfly.b32      %17|%18, %10, 8, 31, -1;
add.f32         %10, %10, %17;
shfl.sync.bfly.b32      %17|%18, %11, 8, 31, -1;
add.f32         %11, %11, %17;
shfl.sync.bfly.b32      %17|%18, %12, 8, 31, -1;
add.f32         %12, %12, %17;
shfl.sync.bfly.b32      %17|%18, %13, 8, 31, -1;
add.f32         %13, %13, %17;
shfl.sync.bfly.b32      %17|%18, %14, 8, 31, -1;
add.f32         %14, %14, %17;
shfl.sync.bfly.b32      %17|%18, %15, 8, 31, -1;
add.f32         %15, %15, %17;
shfl.sync.bfly.b32      %17|%18, %16, 8, 31, -1;
add.f32         %16, %16, %17;
shfl.sync.bfly.b32      %17|%18, %1, 4, 31, -1;     // Shuffle exchange
add.f32         %1, %1, %17;                // Add received values
shfl.sync.bfly.b32      %17|%18, %2, 4, 31, -1;
add.f32         %2, %2, %17;
shfl.sync.bfly.b32      %17|%18, %3, 4, 31, -1;
add.f32         %3, %3, %17;
shfl.sync.bfly.b32      %17|%18, %4, 4, 31, -1;
add.f32         %4, %4, %17;
shfl.sync.bfly.b32      %17|%18, %5, 4, 31, -1;
add.f32         %5, %5, %17;
shfl.sync.bfly.b32      %17|%18, %6, 4, 31, -1;
add.f32         %6, %6, %17;
shfl.sync.bfly.b32      %17|%18, %7, 4, 31, -1;
add.f32         %7, %7, %17;
shfl.sync.bfly.b32      %17|%18, %8, 4, 31, -1;
add.f32         %8, %8, %17;
shfl.sync.bfly.b32      %17|%18, %9, 4, 31, -1;
add.f32         %9, %9, %17;
shfl.sync.bfly.b32      %17|%18, %10, 4, 31, -1;
add.f32         %10, %10, %17;
shfl.sync.bfly.b32      %17|%18, %11, 4, 31, -1;
add.f32         %11, %11, %17;
shfl.sync.bfly.b32      %17|%18, %12, 4, 31, -1;
add.f32         %12, %12, %17;
shfl.sync.bfly.b32      %17|%18, %13, 4, 31, -1;
add.f32         %13, %13, %17;
shfl.sync.bfly.b32      %17|%18, %14, 4, 31, -1;
add.f32         %14, %14, %17;
shfl.sync.bfly.b32      %17|%18, %15, 4, 31, -1;
add.f32         %15, %15, %17;
shfl.sync.bfly.b32      %17|%18, %16, 4, 31, -1;
add.f32         %16, %16, %17;
shfl.sync.bfly.b32      %17|%18, %1, 2, 31, -1;     // Shuffle exchange
add.f32         %1, %1, %17;                // Add received values
shfl.sync.bfly.b32      %17|%18, %2, 2, 31, -1;
add.f32         %2, %2, %17;
shfl.sync.bfly.b32      %17|%18, %3, 2, 31, -1;
add.f32         %3, %3, %17;
shfl.sync.bfly.b32      %17|%18, %4, 2, 31, -1;
add.f32         %4, %4, %17;
shfl.sync.bfly.b32      %17|%18, %5, 2, 31, -1;
add.f32         %5, %5, %17;
shfl.sync.bfly.b32      %17|%18, %6, 2, 31, -1;
add.f32         %6, %6, %17;
shfl.sync.bfly.b32      %17|%18, %7, 2, 31, -1;
add.f32         %7, %7, %17;
shfl.sync.bfly.b32      %17|%18, %8, 2, 31, -1;
add.f32         %8, %8, %17;
shfl.sync.bfly.b32      %17|%18, %9, 2, 31, -1;
add.f32         %9, %9, %17;
shfl.sync.bfly.b32      %17|%18, %10, 2, 31, -1;
add.f32         %10, %10, %17;
shfl.sync.bfly.b32      %17|%18, %11, 2, 31, -1;
add.f32         %11, %11, %17;
shfl.sync.bfly.b32      %17|%18, %12, 2, 31, -1;
add.f32         %12, %12, %17;
shfl.sync.bfly.b32      %17|%18, %13, 2, 31, -1;
add.f32         %13, %13, %17;
shfl.sync.bfly.b32      %17|%18, %14, 2, 31, -1;
add.f32         %14, %14, %17;
shfl.sync.bfly.b32      %17|%18, %15, 2, 31, -1;
add.f32         %15, %15, %17;
shfl.sync.bfly.b32      %17|%18, %16, 2, 31, -1;
add.f32         %16, %16, %17;
shfl.sync.bfly.b32      %17|%18, %1, 1, 31, -1;     // Shuffle exchange
add.f32         %1, %1, %17;                // Add received values
shfl.sync.bfly.b32      %17|%18, %2, 1, 31, -1;
add.f32         %2, %2, %17;
shfl.sync.bfly.b32      %17|%18, %3, 1, 31, -1;
add.f32         %3, %3, %17;
shfl.sync.bfly.b32      %17|%18, %4, 1, 31, -1;
add.f32         %4, %4, %17;
shfl.sync.bfly.b32      %17|%18, %5, 1, 31, -1;
add.f32         %5, %5, %17;
shfl.sync.bfly.b32      %17|%18, %6, 1, 31, -1;
add.f32         %6, %6, %17;
shfl.sync.bfly.b32      %17|%18, %7, 1, 31, -1;
add.f32         %7, %7, %17;
shfl.sync.bfly.b32      %17|%18, %8, 1, 31, -1;
add.f32         %8, %8, %17;
shfl.sync.bfly.b32      %17|%18, %9, 1, 31, -1;
add.f32         %9, %9, %17;
shfl.sync.bfly.b32      %17|%18, %10, 1, 31, -1;
add.f32         %10, %10, %17;
shfl.sync.bfly.b32      %17|%18, %11, 1, 31, -1;
add.f32         %11, %11, %17;
shfl.sync.bfly.b32      %17|%18, %12, 1, 31, -1;
add.f32         %12, %12, %17;
shfl.sync.bfly.b32      %17|%18, %13, 1, 31, -1;
add.f32         %13, %13, %17;
shfl.sync.bfly.b32      %17|%18, %14, 1, 31, -1;
add.f32         %14, %14, %17;
shfl.sync.bfly.b32      %17|%18, %15, 1, 31, -1;
add.f32         %15, %15, %17;
shfl.sync.bfly.b32      %17|%18, %16, 1, 31, -1;
add.f32         %16, %16, %17;
// Add initial value
add.f32         %1, %1, %0;
add.f32         %2, %2, %0;
add.f32         %3, %3, %0;
add.f32         %4, %4, %0;
add.f32         %5, %5, %0;
add.f32         %6, %6, %0;
add.f32         %7, %7, %0;
add.f32         %8, %8, %0;
add.f32         %9, %9, %0;
add.f32         %10, %10, %0;
add.f32         %11, %11, %0;
add.f32         %12, %12, %0;
add.f32         %13, %13, %0;
add.f32         %14, %14, %0;
add.f32         %15, %15, %0;
add.f32         %16, %16, %0;
// Store results
st.global.f32   [%19], %1;
st.global.f32   [%19+4], %2;
st.global.f32   [%19+8], %3;
st.global.f32   [%19+12], %4;
st.global.f32   [%19+16], %5;
st.global.f32   [%19+20], %6;
st.global.f32   [%19+24], %7;
st.global.f32   [%19+28], %8;
st.global.f32   [%19+32], %9;
st.global.f32   [%19+36], %10;
st.global.f32   [%19+40], %11;
st.global.f32   [%19+44], %12;
st.global.f32   [%19+48], %13;
st.global.f32   [%19+52], %14;
st.global.f32   [%19+56], %15;
st.global.f32   [%19+60], %16;
ret;

}

.visible .entry _Z14matmul_kernelPfS_S_(
    .param .u64 _Z14matmul_kernelPfS_S_param_0,
    .param .u64 _Z14matmul_kernelPfS_S_param_1,
    .param .u64 _Z14matmul_kernelPfS_S_param_2
)
{
    .reg .pred  %p<2>;
    .reg .f32   %f<5>;
    .reg .b32   %r<14>;
    .reg .b64   %rd<11>;


    ld.param.u64    %rd1, [_Z14matmul_kernelPfS_S_param_0];
    ld.param.u64    %rd2, [_Z14matmul_kernelPfS_S_param_1];
    ld.param.u64    %rd3, [_Z14matmul_kernelPfS_S_param_2];
    mov.u32         %r1, %ctaid.x;
    mov.u32         %r2, %ntid.x;
    mov.u32         %r3, %tid.x;
    mad.lo.s32      %r4, %r1, %r2, %r3;
    mov.u32         %r5, %ctaid.y;
    mov.u32         %r6, %ntid.y;
    mov.u32         %r7, %tid.y;
    mad.lo.s32      %r8, %r5, %r6, %r7;
    setp.ge.s32     %p1, %r4, %r8;
    @%p1 bra        $L__BB0_2;

    cvta.to.global.u64      %rd4, %rd1;
    mul.wide.s32    %rd5, %r4, %r8;
    shl.b64         %rd6, %rd5, 2;
    add.s64         %rd7, %rd4, %rd6;
    ld.global.f32   %f1, [%rd7];
    cvta.to.global.u64      %rd8, %rd2;
    add.s64         %rd9, %rd8, %rd6;
    ld.global.f32   %f2, [%rd9];
    add.f32         %f3, %f1, %f2;
    cvta.to.global.u64      %rd10, %rd3;
    add.s64         %rd11, %rd10, %rd6;
    st.global.f32   [%rd11], %f3;

$L__BB0_2:
    ret;

}
```

```
/home/ubuntu/miniconda3/envs/pytorch/lib/python3.10/site-packages/triton/language/standard.py:40:22: error: operand #0 must be 1D tensor of 1-bit signless integer values, but got 'tensor<16x16xf32>'
    return semantic.where(condition, x, y, _builder)
                     ^
<unknown>:0: note: see current operation: %0 = "arith.select"(%arg0, %arg1, %arg2) : (tensor<16x16xf32>, tensor<16x16xf32>, tensor<16x16xf32>) -> tensor<16x16xf32>
```

```
    x_start_ptr = x_ptr + row_idx * x_row_stride
    x_ptrs = x_start_ptr + col_offsets
    x_row = tl.load(x_ptrs, mask=col_offsets < num_cols, other=float("-inf"))

    # Compute
    x_row = x_row - tl.max(x_row, axis=0)
    numerator = tl.exp(x_row)
    denominator = tl.sum(numerator, axis=0)
    y_row = numerator / denominator

    # Write back to global memory
    y_start_ptr = y_ptr + row_idx * y_row_stride
    y_ptrs = y_start_ptr + col_offsets
    tl.store(y_ptrs, y_row, mask=col_offsets < num_cols)


def triton_matmul_main():
    text("Matrix multiplication is perhaps the most optimized algorithm ever.")

    text("If you write matrix multiplication in CUDA, there's all sorts of crazy things you have to do.")
    link("https://github.com/openai/blocksparse/blob/master/src/matmul_op_gpu.cu")

    text("It's much easier in Triton.")
    link("https://triton-lang.org/main/getting-started/tutorials/03-matrix-multiplication.html")

    text("       k                  j                     ", verbatim=True)
    text("  [ A1 A2 A3 ]       [ B1 B2 B3 ]   [ C1 C2 C3 ]", verbatim=True)
    text("i [ A4 A5 A6 ]  *  k [ B4 B5 B6 ] = [ C4 C5 C6 ]", verbatim=True)
    text("  [ A7 A8 A9 ]       [ B7 B8 B9 ]   [ C7 C8 C9 ]", verbatim=True)

    text("Naively: need MKN reads, MN writes")

    text("Computing C4 and C5 both need A4, A5, A6.")
    text("Can we read A4, A5, A6 from DRAM once to compute both?")
    text("Answer: yes, using shared memory!")

    text("## Tiling (leveraging shared memory)")

    text("Recall that shared memory is:")
    text("- fast (10x faster) and small(~100KB)")
    text("- shared between all the threads in a block.")
    image("https://miro.medium.com/v2/resize:fit:2000/format:webp/1*6xoBKi5kL2dZpivFe1-zgw.jpeg")

    text("Trivial: for small matrices, load all of A and B into shared memory, then could compute C.")
    text("Now we get MK + KN reads, MN writes")

    text("But what if we have big matrices...")

    image("https://www.researchgate.net/profile/Axel-Huebl/publication/320499173/figure/fig1/AS:614298980196359@1523471698396/Performance-critical-A-B-part-of-the-GEMM-using-a-tiling-strategy-A-thread-iterates.png", width=0.5)
    text("Key idea: divide the matrix into blocks.")
    text("For each block of A and block of B:")
    text("- load into shared memory,")
    text("- do mini-matrix multiplication,")
    text("- write the partial sum.")

    text("Animation of tiled matrix multiplication "), link("https://youtu.be/aMvCEEBIBto")

    text("## Leveraging L2 cache")

    text("Two ways of computing 9 elements of a matrix:")
    image("https://triton-lang.org/main/_images/grouped_vs_row_major_ordering.png", width=0.5)
    text("1. Loads 9 + 81 = 90 blocks")
    text("1. Loads 27 + 27 = 54 blocks")

    text("Process the blocks in an order that minimizes the reads.")

    text("Why write your own kernel for matrix multiplication (e.g., A @ B)?")
    text("Answer: fusion with another operation (e.g., gelu(A @ B))")

    if not torch.cuda.is_available():
        return
    text("Let's try it!")
    benchmark("pytorch_matmul", run_operation2(dim=16384, operation=torch.matmul))
    benchmark("triton_matmul", run_operation2(dim=16384, operation=triton_matmul))

    # Not working for some reason
    #print_ptx("triton_matmul", triton_matmul_kernel)


def further_reading():
    Horace He's blog post  [Article]

    CUDA MODE Lecture 1: how to profile CUDA kernels in PyTorch  [Video]
    CUDA MODE Lecture 2: Chapters 1-3 of PMPP book  [Video]
    CUDA MODE Lecture 3: Getting started with CUDA for Python Programmers  [Video]
    CUDA MODE Lecture 4: Compute and memory basics  [Video]
    CUDA MODE Lecture 8: CUDA performance checklist  [Video]

    HetSys Course: Lecture 1: Programming heterogenous computing systems with GPUs  [Video]
    HetSys Course: Lecture 2: SIMD processing and GPUs  [Video]
    HetSys Course: Lecture 3: GPU Software Hierarchy  [Video]
    HetSys Course: Lecture 4: GPU Memory Hierarchy  [Video]
    HetSys Course: Lecture 5: GPU performance considerations  [Video]

    [A100 GPU with NVIDIA Ampere Architecture]
    [NVIDIA Deep Learning Performance Guide]
    [GPU Puzzles]
    [Triton Paper]
    [PyTorch 2.0 Acceleration]

############################################################

def print_gpu_specs():
    num_devices = torch.cuda.device_count()  # @inspect num_devices
    8 devices
    for i in range(num_devices):
        properties = torch.cuda.get_device_properties(i)  # @inspect properties
        7: _CudaDeviceProperties(name='NVIDIA H100 80GB HBM3', major=9, minor=0, total_memory=81090MB,
        multi_processor_count=132, uuid=62f395b0-f63d-2a9d-d202-53f798ada4f4, L2_cache_size=50MB)


def pytorch_softmax(x: torch.Tensor):
    return torch.nn.functional.softmax(x, dim=-1)


def pytorch_gelu(x: torch.Tensor):
    # Use the tanh approximation to match our implementation
    return torch.nn.functional.gelu(x, approximate="tanh")


def manual_gelu(x: torch.Tensor):
    return 0.5 * x * (1 + torch.tanh(0.79788456 * (x + 0.044715 * x * x * x)))




if __name__ == "__main__":
    main()
```